ARticles and resources

The  article about using AMS or DMS gives an over view of the mixed-signal verification methodologies. 

The book defines features of the System Verilog Langauage and its test bench attributes useful for test bench construction.

The  book describes the class of libraries written in System Verilog to define re-usable test bench structures. It is highly recommended for Digital Verification.